Education, Science, Technology, Innovation and Life
Open Access
Sign In

Hardware Implementation of AES Encryption Algorithm Based on FPGA

Download as PDF

DOI: 10.23977/jeis.2017.22007 | Downloads: 52 | Views: 4513

Author(s)

Huanqing Xu 1, Yuming Zhang 1, Jun Yang 1

Affiliation(s)

1 School of Information Science and Engineering, Yunnan university, Kunming, China

Corresponding Author

Huanqing Xu

ABSTRACT

With the development of society, the information industry has attracted more and more attention by the state. Since the emergence of prism doors, it has made countries pay great attention to the direction of information security. The question about how to protect information security has become an increasingly concerned issue. This paper introduces a widely used algorithm based on FPGA of symmetric encryption algorithm AES, because its key has three kinds of length 128bit, 192bit, 256bit, which can guarantee its difficulty in the crack, so it is relatively safe, this design can include encryption path and decryption path, you can also shield the decryption path and only include the encrypted path to reduce the use of resources in order to apply to resources insufficiently when the data is encrypted. Besides, this article can also be used for the key and data transmission using 32bit bus, multi-clock transmission. Through the Jtag Uart module to achieve the computer and embedded system communication, you can use it in the IDE integrated environment to achieve the program window to debug and monitor.

KEYWORDS

FPGA, AES encryption, Nios II, asymmetric encryption.

CITE THIS PAPER

Huanqing, X. , Yuming, Z. , Jun, Y. (2017) Hardware Implementation of AES Encryption Algorithm Based on FPGA. Journal of Electronics and Information Science (2017) 2: 93-97.

REFERENCES

[1] Imaña J L. Low-delay AES polynomial basis multiplier[J]. Electronics Letters, 2016, 52(11):930-932.
[2] Jankowski K, Laurent P. Packed AES-GCM Algorithm Suitable for AES/PCLMULQDQ Instructions[J]. IEEE Transactions on Computers, 2011, 60(1):135-138.
[3] Rahimunnisa K, Karthigaikumar P, Kirubavathy J, et al. A 0.13-µm implementation of 5 Gb/s and 3-mW folded parallel architecture for AES algorithm[J]. International Journal of Electronics, 2014, 101(2):182-193.
[4] Priya S S S, Karthigaikumar P, Sivamangai N M, et al. High Throughput AES Algorithm Using Parallel Subbytes and MixColumn[J]. Wireless Personal Communications, 2016:1-17.
[5] Cho J, Soekamtoputra S, Choi K, et al. Power dissipation and area comparison of 512-bit and 1024-bit key AES[J]. Computers & Mathematics with Applications, 2013, 65(9):1378-1383.
[6] Alzahrani A, Demara R F. Fast Online Diagnosis and Recovery of Reconfigurable Logic Fabrics using Design Disjunction [J]. IEEE Transactions on Computers, 2016, 65(10):1-1.
[7] Jun Y, Jun D, Na L, et al. FPGA-Based Design and Implementation of Reduced AES Algorithm[J]. IEEE, 2010, 2:67-70.

Downloads: 7814
Visits: 269292

Sponsors, Associates, and Links


All published work is licensed under a Creative Commons Attribution 4.0 International License.

Copyright © 2016 - 2031 Clausius Scientific Press Inc. All Rights Reserved.