Education, Science, Technology, Innovation and Life
Open Access
Sign In
  1. Home
  2. Journals
  3. Journal of Electronics and Information Science
  4. Vol 7, Issue 3, 2022

Implementation of a Circuit for Precise Time Stamping of Synchronous Message

Download as PDF

DOI: 10.23977/jeis.2022.070310 | Downloads: 27 | Views: 1009

Author(s)

Zhongyang Li 1, Jingxian Xu 1, Hongwei He 1, Shizhen Wang 1, Xiaofei Kang 1, Jun Cao 1, Jing Zhang 1, Zhongyan Zhao 1, Long Zhang 1

Affiliation(s)

1 Beijing Microelectronics Technology Institute, Beijing, China

Corresponding Author

Zhongyang Li

ABSTRACT

Highly required by distributed network operation, the clock synchronization technology is very important. The transmit time of synchronization packets should be stamped precisely in a clock synchronization system. Time stamping in the physical layer is necessary to obtain the time precisely. This paper introduces a general precision time stamping circuit based on 10Mb/s and 100Mb/s transmission. The circuit is designed and manufactured in 0.18μm CMOS technology supporting Precise Timing Protocol based on IEEE 1588. The circuit is verified by an experimental system. The test results show that the general precision time stamping circuit can mark the stamps for UDP/IPv4 Ethernet format in the physical layer. The circuit has an ability to mark a time stamp in less than 60μs.

KEYWORDS

IEEE 1588, Time stamp, Clock synchronization, Ethernet

CITE THIS PAPER

Zhongyang Li, Jingxian Xu, Hongwei He, Shizhen Wang, Xiaofei Kang, Jun Cao, Jing Zhang, Zhongyan Zhao, Long Zhang, Implementation of a Circuit for Precise Time Stamping of Synchronous Message. Journal of Electronics and Information Science (2022) Vol. 7: 69-75. DOI: http://dx.doi.org/10.23977/jeis.2022.070310.

REFERENCES

[1] Guo H, Crossley P. Design of a Time Synchronization System Based on GPS and IEEE 1588 for Transmission Substations[J]. IEEE Transactions on power delivery, 2016, 32(4):2091-2100.
[2] Li H, Han L, Duan R, et al. Analysis of the synchronization requirements of 5G and corresponding solutions[J]. IEEE Communications Standards Magazine, 2017, 1(1):52-58.
[3] Seijio O, Val I, Lopez-Fernandez J A, et al. IEEE 1588 clock synchronization performance over time-varying wireless channels[C]//2018 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication(ISPCS). IEEE, 2018:1-6.
[4] Naiara M, Jesus L, Unai B, et al. On the Utilization of System-on-Chip Platforms to Achieve Nanosecond Synchronization Accuracies in Substation Automation Systems [J]. IEEE Transactions on Smart Grid, 2017, 8(4): 1949-3061.
[5] IEEE Standards Association. Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems [S]. IEEE 1588, 2002.
[6] Li R F, Zeng X J, Li Z W, et al. Analysis and Correction Methods for Network Time-delay Error of IEEE 1588 Synchronization Clock [J]. Automation of Electric Power Systems, 2012, 36(12), 82-87.
[7] Exel R, Gaderer G, Kerö N. Physical layer Ethernet clock synchronization[C]//Proceedings of the 42ns Annual Precise Time and Time Interval Systems and Applications Meeting. 2010: 77-88.
[8] Lao K, Yan G. Implementation and Analysis of IEEE 1588 PTP Daemon Based on Embedded System[C] // 2020 39th Chinese Control Conference. Shenyang, China, 2020: 4377-4382.
[9] Mack M P, Marzolf P R. Dual 10BASE-T and 100BASE-TX transmission termination circuit: U. S. Patent 5,838,723[P]. 1998-11-17.

Subscription
E-Mail Alert
Most popular papers
Call for Special Issue
Publication Ethics & OA Statement
Plagiarism Policy
Contact Us
Downloads: 9445
Visits: 314768

Sponsors, Associates, and Links

All published work is licensed under a Creative Commons Attribution 4.0 International License.

Copyright © 2016 - 2031 Clausius Scientific Press Inc. All Rights Reserved.