Research on the Principle and Architecture of Icarus Verilog System

Jianxin Wang; Xiangze Chang; Chaoen Xiao; Lei Zhang

doi:10.23977/acss.2024.080604

Research on the Principle and Architecture of Icarus Verilog System

Download as PDF

DOI: 10.23977/acss.2024.080604 | Downloads: 23 | Views: 785

Author(s)

Jianxin Wang ¹, Xiangze Chang ¹, Chaoen Xiao ¹, Lei Zhang ¹

Affiliation(s)

¹ Beijing Electronic Science and Technology Institute, Beijing, 100070, China

Corresponding Author

Xiangze Chang

ABSTRACT

As global technological competition intensifies, the challenges in chip design are becoming increasingly complex, highlighting the urgent need for open-source EDA (Electronic Design Automation) platforms. The introduction of open-source EDA tools can lower the barriers to chip design, foster scientific research, and promote talent development. However, issues such as a limited user base and insufficient contributions need to be addressed. This study investigates the 2022 version of Icarus Verilog, providing a detailed introduction to its system principles and analyzing its internal architecture and module composition. Additionally, we validate its preprocessing, compilation, and simulation functionalities by testing the ZUC-128 cryptographic algorithm on the LicheePi 4A, a high-performance RISC-V Linux development board based on the Lichee Module 4A and powered by the TH1520 core. Experimental results indicate that Icarus Verilog offers flexible open-source characteristics and a wide range of applications, reducing R&D costs and providing high utility. This research fills a gap in the domestic study of Icarus Verilog and offers valuable insights for the future development and optimization of open-source EDA tools.

KEYWORDS

Open-source EDA tools; Icarus Verilog; System principles; Internal architecture; ZUC cryptographic algorithm

CITE THIS PAPER

Jianxin Wang, Xiangze Chang, Chaoen Xiao, Lei Zhang, Research on the Principle and Architecture of Icarus Verilog System. Advances in Computer, Signals and Systems (2024) Vol. 8: 23-27. DOI: http://dx.doi.org/10.23977/acss.2024.080604.

REFERENCES

[1] Liu Weiping, Wang Zongyuan. Development status and development trend of EDA industry and IP nuclear industry [J]. Foresight Technology, 2022, 1 (03): 90-100.
[2] Liu Xing, Xia Fan. Analysis on the development prospect of digital integrated circuit EDA software industry [J]. China Informatization, 2021 (09): 117-120.
[3] Williams S, Baxter M. Icarus Verilog: open-source Verilog more than a year later[J]. Linux Journal, 2002, (99): 3.
[4] C. Tropper, H. Huang and L. Li, "DVS: An Object-Oriented Framework for Distributed Verilog Simulation," in 2012 ACM/IEEE/SCS 26th Workshop on Principles of Advanced and Distributed Simulation, San Diego, California, 2003:173.
[5] C. Tropper and J. Wang, "Nicarus: A Distributed Verilog Compiler," in Workshops on Mobile and Wireless Networking / High Performance Scientific, Engineering Computing/Network Design and Architecture/Optical Networks Control and Management/Ad Hoc and Sensor Networks/Compil, Montreal, QC, Canada, 2004:514-519.
[6] Wang Shi. Construction of functional simulation platform and static timing analysis based on FPGA chip [D]. Xidian University, 2008.
[7] Weng Yanling. Study of RTL to gate-level design [D]. Zhejiang University, 2008.
[8] Liu Chao. Research and Implementation of Parallel Distribution Simulation Environment based on open source simulator Icarus Verilog [D]. National University of Defense Technology, 2009.
[9] Liu Chao, Dou Qiang, and Zheng Yi. Simulation technical analysis of the open-source simulator "Icarus Verilog" [J]. Science and Technology Information, 2009 (04): 169-170.
[10] Wang Jianxin, Xiao Chao'en, Zhang Lei, Sun Meng, Han Ying, Xu Hongke. Design of FPGA simulation tool for experimental teaching based on Domestic hardware and software systems [J]. Laboratory Research and Exploration 2022, 41 (11): 124-128 + 180.
[11] Liu Sanxian. Analysis and design of Gaussian word method analyzer and grammar analyzer based on ANTLR [D]. Lanzhou University, 2009.
[12] Lee Y C, Chan Y K, Koo V C. Design and Implementation of Fpga-Based Fft Co-Processor Using Verilog Hardware Description Language [J]. Progress in Electromagnetics Research B, 2021. DOI:10.2528/PIERB20122806.
[13] Kwon Y S, Lee J G, Kyung C M. Performance-driven event-based design mapping in multi-FPGA simulation accelerator[J]. ISOCC, 2004: 328-331.
[14] Feng Xiutao. The sequence graphic algorithm [J]. Information Security Research, 2016,2 (11): 1028-1041.
[15] Ding Qun, Yu Longfei, Li Xiaoyou, et al. An IP core construction method of ZUC encryption system based on FPGA. CN202011089725.4 [2023-07-22].

Subscription

E-Mail Alert

Downloads:	38554
Visits:	697968

Research on the Principle and Architecture of Icarus Verilog System

Author(s)

Affiliation(s)

Corresponding Author

ABSTRACT

KEYWORDS

CITE THIS PAPER

REFERENCES

RESOURCES

JOIN US

PUBLICATION SERVICES

CONTACT US